Senior ASIC/FPGA Digital Design Engineer for AI SoCs (Hybrid)
|
semify
Graz
A technology company is seeking a Digital Design Engineer in Graz. Candidates should have at least 6 years of experience in digital design for ASICs/FPGA and strong skills in SystemVerilog or VHDL. Responsibilities include designing and verifying digital designs, developing FPGA-based prototypes, and collaborating on SoC designs. The role is hybrid, offering professional development and... |
Gehalt anzeigen & Mehr Info |
|
vor 13 Stunden
|
|